 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| Verilog comp.lang.verilog newsgroup / usenet |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
04-12-2006, 01:37 PM
|
|||
|
|||
Verilog Model for a Remote 8-bit I/O Expander
Hello,
I am currently designing I2C-master- and I2C-slave-module in a FPGA, in verilog. The I2C-master-module will control a remote 8-bit I/O Expander for I2C bus (which will replace a PCF8574). I have been told that there already exists a verilog model for that, where can-i-get it ? regards, julien 
|
|
04-13-2006, 10:50 AM
|
|||
|
|||
|
Re: Verilog Model for a Remote 8-bit I/O Expander
Check "http://www.opencores.org/"
Julien Lochen wrote: > Hello, > > I am currently designing I2C-master- and I2C-slave-module in a FPGA, in > verilog. > > The I2C-master-module will control a remote 8-bit I/O Expander for I2C > bus (which will > replace a PCF8574). > > I have been told that there already exists a verilog model for that, > where can-i-get it ? > > regards, julien
|
|
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| PLI control of remote test board | Phil Lide | Verilog | 1 | 02-21-2006 02:48 PM |
| verilog model of serial presence-detect | Nahum Barnea | Verilog | 0 | 06-08-2004 04:20 PM |
| spectre model files for use in verilog ams | Vineet | Verilog | 0 | 02-27-2004 04:36 PM |
| How to simulate and model memory by using verilog? | Li Yijun | Verilog | 5 | 07-30-2003 07:35 PM |
| Re: The Verilog PLL model? | Asher C. Martin | Verilog | 1 | 06-28-2003 05:21 AM |
All times are GMT +1. The time now is 12:04 PM.
