FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-11-2006, 03:29 PM
Prateek Singhal
Guest
 
Posts: n/a
Default Verilog Code for echo on Serial Port

Hi,

I need a Verilog code for echoing back the bytes recieved on a serial
port. I am using Xilinx Spartan-3 FPGA. Could anyone give me some
simple code?

Thanks a lot in adavnce,

Prateek Singhal

Reply With Quote
  #2 (permalink)  
Old 01-11-2006, 03:36 PM
Antti Lukats
Guest
 
Posts: n/a
Default Re: Verilog Code for echo on Serial Port

"Prateek Singhal" <[email protected]> schrieb im Newsbeitrag
news:[email protected] ups.com...
> Hi,
>
> I need a Verilog code for echoing back the bytes recieved on a serial
> port. I am using Xilinx Spartan-3 FPGA. Could anyone give me some
> simple code?
>
> Thanks a lot in adavnce,
>
> Prateek Singhal
>


yes, here it is:

assign TXD = RXD;

that should do it, works for all baudrates!!

--
Antti Lukats
http://www.xilant.com


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Problem in Serial Port Transmitter [email protected] Verilog 1 01-02-2006 07:56 PM
Urgent question: how to find I/O port dependency in a Verilog code? Fei Verilog 4 08-07-2005 05:57 PM
making output port to bi-directional port! Vick Verilog 0 12-16-2004 06:14 AM
Making output-port to bi-directional-port! Vick Verilog 5 12-15-2004 06:03 AM
verilog model of serial presence-detect Nahum Barnea Verilog 0 06-08-2004 04:20 PM


All times are GMT +1. The time now is 11:45 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved