FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-14-2003, 10:56 PM
Recruit Interns
Guest
 
Posts: n/a
Default Verification Intern Positions Available

Tharas Systems Inc. develops and sells a hardware assisted high
performance simulator for verilog and vhdl designs.

We are looking for interns to work in the verification area.

You will develop hardware models and testbenches in verilog/vhdl, run
verilog/vhdl simulations, and synthesis to develop and verify Tharas'
Hardware Engine for Verilog/VHDL Simulation.

Requirements:
Strong logic design skills

Sound understanding of Verilog and/or VHDL Language Semantics

Modeling and Simulation in Verilog/VHDL using Verilog-XL,
ModelTech, NC-sim, or VCS

Coding, Testing, and Debugging for Synthesis

Coding, Testing, and Debugging of Functional Verilog/VHDL
Models

Programming experience with Perl/Tcl, C, make, rcs/cvs

Enrolled/Completing MS/PhD program

Job Location: Santa Clara, California, USA

Submit your resumes in plain text to: [email protected]

http://www.tharas.com

Tharas Systems Inc.,
3016 Coronado Drive, Santa Clara, CA 95054
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 01:59 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved