FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > Verilog
? Are variables in Verilog ...

Mark Forums Read

Verilog comp.lang.verilog newsgroup / usenet

Reply

#1 (permalink)

Old

01-27-2006, 11:19 AM

Ignoramus

Guest

Posts: n/a

Default

? Are variables in Verilog ...

static? or,
dynamic? or,
auto?

Reply With Quote

Reply

Bookmarks

« help:dual-edge flip-flop possible using Verilog? | Delta time updates and race hazards »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
global variables in Verilog	thomasc	Verilog	6	03-08-2005 07:14 AM
monitor variables without displaying them	Schmigz	Verilog	2	12-05-2004 07:37 AM
Bits access of variables	Anton Ng	Verilog	0	05-08-2004 08:50 AM
Value of variables	Johnsy Joseph	Verilog	6	03-03-2004 11:26 PM
Indexing a vector using variables?	Brendan Lynskey	Verilog	3	12-19-2003 02:33 AM

All times are GMT +1. The time now is 12:41 PM.