FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-26-2006, 01:38 PM
Guest
 
Posts: n/a
Default urgent: timescale and read_saif

Hi,

I have a timescale of 1ns/10ps set for my verilog simulation and 1ns is
the timeunit of my gate library. When I back annotate the saif file
onto the synthesis tool using read_saif, I had to put a "-scale 10"
value, to match input activity statistics, though my timeunits are the
same.

Does anyone know why I had to add "-scale 10" to read_saif even though
the timeunits are the same?

Please help.

Thanks in advance
SS

Reply With Quote
  #2 (permalink)  
Old 04-27-2006, 08:37 AM
Michael
Guest
 
Posts: n/a
Default Re: urgent: timescale and read_saif

What values "(TIMESCALE xx ps)" is in your saif file?

Reply With Quote
  #3 (permalink)  
Old 04-27-2006, 02:27 PM
SS
Guest
 
Posts: n/a
Default Re: urgent: timescale and read_saif

It has (TIMESCALE 1 ns) as one of its initial lines.

Reply With Quote
  #4 (permalink)  
Old 04-28-2006, 08:47 AM
Michael
Guest
 
Posts: n/a
Default Re: urgent: timescale and read_saif

How do you create SAIF?

Reply With Quote
  #5 (permalink)  
Old 05-16-2006, 01:35 AM
SS
Guest
 
Posts: n/a
Default Re: urgent: timescale and read_saif

I create forward saif using lib2saif from dc_shell and backward saif
from verilog

$toggle_report("mux21_p_sim.saif",1.0e-9,"testbench.a1"); is the
command I use to get backward saif

Reply With Quote
  #6 (permalink)  
Old 05-16-2006, 08:38 AM
Michael
Guest
 
Posts: n/a
Default Re: urgent: timescale and read_saif

Try to use
$toggle_report("mux21_p_sim.saif",1.0e-11,"testbench.a1");

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Code Coverage Problem:urgent [email protected] Verilog 1 03-10-2006 09:44 AM
timescale in VHDL [email protected] Verilog 3 02-24-2006 12:02 AM
timescale and duty cycle [email protected] Verilog 1 03-14-2005 02:40 PM
Diffent timescale resolutions in multiple HDL files Mohammad Ashraf Verilog 1 10-22-2004 07:20 AM
Effect of `timescale precision on simulation speed Allan Herriman Verilog 3 01-07-2004 02:06 AM


All times are GMT +1. The time now is 06:52 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved