FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-27-2005, 10:18 PM
Guest
 
Posts: n/a
Default two phase bundled data convention

does anybody know how to design "bundled data interface" using verilog
HDL?

here two combinational blocks talk to each other using "request" and
"acknowledge" signals.

thank you

Reply With Quote
  #2 (permalink)  
Old 06-28-2005, 07:13 AM
Neo
Guest
 
Posts: n/a
Default Re: two phase bundled data convention

Looks like you trying to simulate asynchronous state machine, then I
feel you have to use delays to make it work in a particular sequence.

Reply With Quote
  #3 (permalink)  
Old 06-28-2005, 06:33 PM
Guest
 
Posts: n/a
Default Re: two phase bundled data convention

you are right. but what i am trying to here is implement asynchronous
micropipeline explained in follwing paper.
http://f-cpu.seul.org/new/micropipelines.pdf. this paper is from Ivan
Sutherland of Sun Microsystems.

here he has explained the bundled data convention and then he has given
control circuit to make it work. now i have tried to implement it with
verilog but i am not sure if my code is working fine.

if you could please tell me how to control those signals in verilog, it
would be really helpful.

if you could please help me in implementing circuits which are on page
number 726 and 729

Reply With Quote
  #4 (permalink)  
Old 06-28-2005, 07:06 PM
Guest
 
Posts: n/a
Default Re: two phase bundled data convention

i have written verilog code for following logic. if someone can tell if
is it right?? i am not allowed to use clock here. it has to be latch
based design.

"IF predecessor and successor differ in state
THEN copy predecessor's state
ELSE hold present state."

`timescale 1 ns / 100 ps
module c0(R_in,A_1,A_in,Reset);
input R_in;
input A_1;
output A_in;
input Reset;
reg A_in;
reg A1;

always @ (Reset or R_in or A_1)
begin
A1 = ~A_1;
if (Reset == 0)
begin
A_in = 0;
end
else if (R_in != A1)
begin
A_in = R_in;
end
end

endmodule

Reply With Quote
  #5 (permalink)  
Old 06-29-2005, 06:13 AM
Neo
Guest
 
Posts: n/a
Default Re: two phase bundled data convention

the above is fine if A1 represents the previous state of A_in.

Reply With Quote
  #6 (permalink)  
Old 06-29-2005, 06:50 AM
Guest
 
Posts: n/a
Default Re: two phase bundled data convention

i got it. its working fine. thank you.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Please help with bidirectional data bus code.......... Agreychu Verilog 7 02-22-2005 10:32 PM
Bit-Stuffing on parallel 8 bit data kumar Verilog 7 02-17-2004 07:54 AM
digital phase shift using synchronous design Sachin Chandra Verilog 1 01-11-2004 07:24 PM
PLI: manipulating reg data through VPI Girish Venkataramani Verilog 4 11-17-2003 10:09 PM
Data Structure Viewer Jim Wu Verilog 2 08-18-2003 10:51 AM


All times are GMT +1. The time now is 12:03 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved