FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-07-2004, 12:37 AM
seanadams
Guest
 
Posts: n/a
Default Trying to monitor output of a register instantiates another register

Using xilinx webpack, XC9536xl CPLD:

I have a latched 8-bit signal which is going to external pins. Then I have another external pin, connected to an LED, which I would like to additionally connect to one of the outputs on this latch. However, if I just do:

led_output <= latch(0)

then it creates another register identical to latch(0), which is not what I want. I just want a single register, with the output going to two pins.

I have even tried making a separate component for the latch, but it still does this. Does anyone know of a trick to just send the output to two pins?

Reply With Quote
  #2 (permalink)  
Old 02-11-2004, 07:13 PM
MM
Guest
 
Posts: n/a
Default Re: Trying to monitor output of a register instantiates another register

How about..

always @( latch[0] ) begin
led_output <= latch[0];
end




"seanadams" <[email protected]> wrote in message
news:[email protected] lkaboutprogramming.com...
> Using xilinx webpack, XC9536xl CPLD:
>
> I have a latched 8-bit signal which is going to external pins. Then I have

another external pin, connected to an LED, which I would like to
additionally connect to one of the outputs on this latch. However, if I just
do:
>
> led_output <= latch(0)
>
> then it creates another register identical to latch(0), which is not what

I want. I just want a single register, with the output going to two pins.
>
> I have even tried making a separate component for the latch, but it still

does this. Does anyone know of a trick to just send the output to two pins?
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 09:27 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved