FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-01-2005, 11:20 PM
Guest
 
Posts: n/a
Default Timing analysis for latch-based design in Design Compiler.

In Design Compiler, a balanced relative slack is prefered for
latch-based design. Can anybody tell me why?I don't quite understand
why it can reduce delay costs and optimize near-critical path.

Usually we just need to reduce the critical path, why near-critical
path is needed here?

Thanks,

Reply With Quote
  #2 (permalink)  
Old 12-02-2005, 04:06 AM
Guest
 
Posts: n/a
Default Re: Timing analysis for latch-based design in Design Compiler.

Latch-based design is not timing friendly. In some cases it can solve
critical path. For example, some posedge FlipFlops' outputs go through
combinational logic and the destination side is a negedge FF. The path
is half clock cycle, if you replace the negedge FF by a low enable
latch, you can borrow time from the next stage of the pipeline. But you
have to make sure next stage is not time critical.

Nandy
www.nandigits.com
Netlist debug/ECO in GUI mode.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Verilog based PCB design flow? Petter Gustad Verilog 5 04-14-2010 06:24 PM
warning when using design compiler sravan reddy Verilog 1 08-17-2005 08:05 AM
ANNOUNCE: X-Tek Releases X-Amin HDL Design/Analysis Suite X-Tek Corporation Verilog 0 06-01-2005 12:12 AM
Physical Compiler Vs Design Complier whizkid Verilog 1 11-03-2004 05:55 PM
parameters for Routability estimation and analysis during RTL stages of the design. santhosh Verilog 1 08-21-2003 05:52 PM


All times are GMT +1. The time now is 06:46 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved