FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > Verilog
TetraMax Model:: Basic file reading serially (like ROM)

Verilog comp.lang.verilog newsgroup / usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

10-19-2005, 04:36 PM

AArora

Guest

Posts: n/a

TetraMax Model:: Basic file reading serially (like ROM)

I need a sample tetramax model for basic file reading (ROM concept).
I am facing certain issues in model development as I have to declare
everything like a memory (and my actul macro is FUSE).
Can anyone suggest me some feasible solutions or anyone having such
trials done earlier.
Looking forward for active participation!!

Thanks.

Bookmarks

« SV: How do I force a design register from a program? | Modelsim XE, what's the latest version? »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Reading files in multiple instances of a ROM model	[email protected]	Verilog	5	06-13-2005 09:04 AM
A basic doubt...	Tia	Verilog	8	03-02-2005 06:08 AM
READING FROM MEMORY FILE	naveend	Verilog	2	12-06-2004 06:42 AM
Reading a pgm image file from testbench	apai	Verilog	0	10-15-2004 02:52 PM
reading file using $fscanf	ndesi	Verilog	4	05-21-2004 09:32 PM

All times are GMT +1. The time now is 04:58 PM.