FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-07-2008, 08:50 PM
Posts: n/a
Default Systemverilog SVA $stable question

I'm learning SVA on my own, and I had a question about $stable.

$stable: if used in a concurrent-assertion, is the stability check performed
continuously (at all times), or only on the triggering clock-edge?

1) data_valid => high_signal [*5] => !data_valid;

2) data_valid => $stable(high_signal) [*5] => !data_valid;

I know that (1) is insufficient. high_signal could glitch between
clock-transitions, and
this assertion can't detect glitches.

So is (2) a solution?

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
a question in SystemVerilog Amir Verilog 3 12-23-2007 08:15 PM
SystemVerilog constraint block LRM question Chris Briggs Verilog 1 07-05-2005 11:57 PM

All times are GMT +1. The time now is 06:19 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved