FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-21-2007, 04:04 AM
Guest
 
Posts: n/a
Default SystemVerilog cross-module reference resolution error

I am developing some testbench code and I am seeing a cross-module
resolution error. Specifically,

Error-[XMRE] Cross-module reference resolution error
Cross module resolution failed. Originating module
'top_level_program'.
"
BfmPhy.sv
", 308: this.cmdTable


cmdTable is an array of 'cmd' objects. The table is declared in a
parent class and is being used in a derived class. When trying to
index into the cmdTable with the following code fragement, I see the
error.
cmdTable(acrtag).copy

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Connect SystemVerilog interface to Verilog module ? Davy Verilog 3 12-05-2006 06:18 AM
Compile Error in RAM Module Chris Verilog 4 10-01-2006 09:35 PM
Unresolved reference to 'glbl' in glbl.GTS. Error!!! Vick Verilog 2 12-17-2004 09:13 AM
Moving code to different module causes error ??? :( Davidg Verilog 2 11-19-2004 10:13 AM
library/design instance resolution Todd Walk Verilog 4 07-15-2003 08:58 PM


All times are GMT +1. The time now is 04:32 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved