FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-30-2006, 08:56 AM
Posts: n/a
Default SystemVerilog Coverage iff

Hi all,

I am new to SystemVerilog.
My friend told me TYPE1 can be compiled and TYPE2 cannot be compiled,
is it right?
BTW, I use cadence tools.

covergroup [email protected](negedge CLK);
one_sig: coverpoint one_sig
bins a = {1} iff(vaild )
bins a = {1} iff(vaild ==2);
... ...

Best regards,

Reply With Quote
  #2 (permalink)  
Old 05-30-2006, 01:56 PM
Posts: n/a
Default Re: SystemVerilog Coverage iff

Hi Davy,
LRM allows the Type 2 also. The following code works with VCS.

module cov_test ;
logic CLK;
logic a;
integer valid;
logic one_sig;
covergroup [email protected](negedge CLK);
coverpoint one_sig
bins a = {1} iff(valid );
bins a1 = {1} iff(valid ==2);
endgroup : cg0
endmodule : cov_test

Which version of NC did you use ?

Ajeetha, CVC

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Code Coverage Problem:urgent [email protected] Verilog 1 03-10-2006 09:44 AM
Code Coverage, Verification--IMP Abbs Verilog 2 03-07-2006 10:44 AM
How to use Code Coverage in NC-Verilog [email protected] Verilog 2 02-22-2006 03:46 PM
SystemVerilog [email protected] Verilog 4 07-22-2005 05:16 AM
Cross-product coverage Samuel Verilog 2 04-05-2004 04:07 PM

All times are GMT +1. The time now is 05:47 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved