FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-06-2007, 07:22 AM
nezhate
Guest
 
Posts: n/a
Default Synthesizing ROM

Hi all,
I've to implement a ROM, which has 11 bits for address and 8 bits data
wide. The problem is: ROM is not fully initialized. Data is read from
an external file. When synthesizing under precision, I'm getting many
warnings.
Should I initialize the whole of ROM? If yes, what is the best way to
do this (without affect data that must be contained in this ROM)?
Cheers.

Reply With Quote
  #2 (permalink)  
Old 05-06-2007, 08:29 PM
Edmond Coté
Guest
 
Posts: n/a
Default Re: Synthesizing ROM

On May 6, 1:22 am, nezhate <[email protected]> wrote:
> I've to implement a ROM, which has 11 bits for address and 8 bits data
> wide. The problem is: ROM is not fully initialized. Data is read from
> an external file. When synthesizing under precision, I'm getting many
> warnings.
> Should I initialize the whole of ROM? If yes, what is the best way to
> do this (without affect data that must be contained in this ROM)?


ROM synthesis with Precision RTL is easy and if it doesn't work, copy/
paste the example found in the synthesis style guide. Otherwise,
without knowing more about your problem, I can't help you.

Edmond

Reply With Quote
  #3 (permalink)  
Old 05-06-2007, 09:09 PM
mk
Guest
 
Posts: n/a
Default Re: Synthesizing ROM

On 5 May 2007 22:22:02 -0700, nezhate <[email protected]>
wrote:

>Hi all,
>I've to implement a ROM, which has 11 bits for address and 8 bits data
>wide. The problem is: ROM is not fully initialized. Data is read from
>an external file. When synthesizing under precision, I'm getting many
>warnings.
>Should I initialize the whole of ROM? If yes, what is the best way to
>do this (without affect data that must be contained in this ROM)?
>Cheers.


I think it is much better to instantiate a ROM generated with your
back-end tools. This way you are liable to get much more repeatable
results especially if you change synthesis tools and/or methodologies
at any point.
Reply With Quote
  #4 (permalink)  
Old 05-07-2007, 02:23 PM
nezhate
Guest
 
Posts: n/a
Default Re: Synthesizing ROM

On May 6, 11:09 pm, mk <kal*@dspia.*comdelete> wrote:
> On 5 May 2007 22:22:02 -0700, nezhate <[email protected]>
> wrote:
>
> >Hi all,
> >I've to implement a ROM, which has 11 bits for address and 8 bits data
> >wide. The problem is: ROM is not fully initialized. Data is read from
> >an external file. When synthesizing under precision, I'm getting many
> >warnings.
> >Should I initialize the whole of ROM? If yes, what is the best way to
> >do this (without affect data that must be contained in this ROM)?
> >Cheers.

>
> I think it is much better to instantiate a ROM generated with your
> back-end tools. This way you are liable to get much more repeatable
> results especially if you change synthesis tools and/or methodologies
> at any point.


Hi again,
Thank's for your help, I've already resolved this problem, I had some
bad code, when I've correct it, automatically, precision has
initialized the rest of ROM with 0. Now my ROM is working!
Best Regards.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How is Synopsys DC 2004.06-SP2's capability in synthesizing large designs. Novice Verilog 5 03-18-2006 09:32 AM
Synthesizing multiple MCU accessable RW registers in CPLD ? Anton Erasmus Verilog 7 06-22-2005 09:11 PM
Synthesizing for gates only Charles Bailey Verilog 6 12-02-2004 09:48 AM


All times are GMT +1. The time now is 07:02 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved