FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-09-2005, 09:35 AM
thomasc
Guest
 
Posts: n/a
Default Synthesis Quesiton (single module vs. multiple modules)

Hi,

I have a question regarding synthesizing a verilog project.
Let's say we have 5 modules in a project and want to synthesize them. My
question is that if there's any difference between "placing all 5 modules
in a single .v file" and "having five .v files so each file consists of
one module".

Is there any difference between the two methods? (such as number of
modules created, P & R or timing)
Thanks!


Reply With Quote
  #2 (permalink)  
Old 03-09-2005, 04:18 PM
Guest
 
Posts: n/a
Default Re: Synthesis Quesiton (single module vs. multiple modules)

If you are using ungroup -all in ur script. then it doesnt make a
difference.

logic optmisations will not cross module boundary unless ungroup
command is used. also pin(hierachical) names will be preserved in
Netlist.

Reply With Quote
  #3 (permalink)  
Old 03-10-2005, 08:51 AM
Neo
Guest
 
Posts: n/a
Default Re: Synthesis Quesiton (single module vs. multiple modules)

You saving in terms of resources will be meagre but then you will be
sacrificing the modularity of the design.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to Include Multiple modules in One Large Module Sridhar_Gadda Verilog 1 02-23-2005 07:58 PM
Instantiating a module multiple times in Vlog '01 Andrew Whyte Verilog 2 02-10-2005 07:48 PM
modules pat Verilog 2 09-16-2004 10:57 PM
2 modules pat Verilog 1 09-08-2004 05:35 PM
module inside module problem. shragafr Verilog 2 05-24-2004 08:03 PM


All times are GMT +1. The time now is 11:24 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved