FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-16-2008, 11:12 PM
Guest
 
Posts: n/a
Default Synthesis-Place-Route benchmark for i386-32bit

This is a benchmark test cd, to get performance data for a specific
computer setup. Please contribute by posting a followup with the
results from the 'real' column.

It's a complete 227 MB zipped .iso file that needs to be written to a
cd and booted. Login as toor, type bench.sh, type the data in a
followup to this posting.
A complete collection of testdata can be found in the '/tmp/
sHHMMSS.tbz' file. And it can be copied by running 'mnt_usb.pl && cp -
p /tmp/s??????.tbz /mountpount/usb0 && umount /mountpoint/usb0' or you
can simple type down the numbers for 'real' and type them here.
If you have any security concerns, please feel free to browse the cd
volume.


Link to the bootcd:
http://www.eatlime.com/download.lc?s...23-1EEC-53ED80...

http://tinyurl.com/2j8bor


I hope this will shed some better light as to which computer
configurations that will perform better or worse for fpga synhtesis-
place-route process.
A Pentium-III 800 MHz takes approx 25m on the fpga test. Intel core2
~300s, AMD64 ~500s (free from memory). Please use exact numbers.
Reply With Quote
  #2 (permalink)  
Old 02-18-2008, 07:45 AM
Andreas Ehliar
Guest
 
Posts: n/a
Default Re: Synthesis-Place-Route benchmark for i386-32bit

On 2008-02-16, [email protected] <[email protected]> wrote:
> This is a benchmark test cd, to get performance data for a specific
> computer setup. Please contribute by posting a followup with the
> results from the 'real' column.
>
> It's a complete 227 MB zipped .iso file that needs to be written to a
> cd and booted. Login as toor, type bench.sh, type the data in a
> followup to this posting.
> A complete collection of testdata can be found in the '/tmp/
> sHHMMSS.tbz' file. And it can be copied by running 'mnt_usb.pl && cp -
> p /tmp/s??????.tbz /mountpount/usb0 && umount /mountpoint/usb0' or you
> can simple type down the numbers for 'real' and type them here.
> If you have any security concerns, please feel free to browse the cd
> volume.


Could you elaborate a bit on what the CD contains? What kind of benchmark
are you using?

Btw, regarding the security concerns, a 227 MB zipped ISO is a bit too much
for anyone to thoroughly audit by just browsing the CD volume. But I guess
you are not very unsafe if you run it on a computer not connected to the
network with the harddisks disconnected. Or in a virtual machine for that
matter.

/Andreas
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Post Synthesis and Post Place/Rout Simulation [email protected] Verilog 1 12-04-2007 11:59 PM
Xilinx Place and route of a Mixed VHDL-Verilog design kb33 Verilog 1 11-18-2005 03:39 AM
Xilinx Place and route of a Mixed VHDL-Verilog design kb33 Verilog 0 11-17-2005 11:25 PM
How do I judge the silicon area after place & route of ASIC design? Frank Verilog 3 11-08-2005 03:24 AM
MCNC benchmark circuits in Verilog am Verilog 0 07-13-2004 08:12 PM


All times are GMT +1. The time now is 01:25 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved