FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-23-2006, 09:25 PM
jools
Guest
 
Posts: n/a
Default Synthesis of delay

Is it possible to infer or synthesise delay in verilog, my AMS 0.35um
standard cell library has delay elements of around 1ns 2ns 3ns, but no way
to map to them. Any ideas?


Reply With Quote
  #2 (permalink)  
Old 03-23-2006, 10:13 PM
johnp
Guest
 
Posts: n/a
Default Re: Synthesis of delay

Ca't you simply instantiate the cells? If it the cell
was named ams35_delay1ns in your library, simply

ams35_delay1ns u0_ams35_delay1ns (.o (delayed_signal), .i
(input_signal) );

John Providenza

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Delay style question. Paul Marciano Verilog 3 11-11-2005 06:08 PM
Insertion delay rajan Verilog 1 09-18-2004 09:11 PM
Inertial delay Weaam Attallah Verilog 1 08-11-2004 01:44 PM
delay annotation Manjunath Bhat Verilog 0 05-06-2004 12:53 AM
Transport Delay and Inertial Delay kumar Verilog 0 07-16-2003 03:34 PM


All times are GMT +1. The time now is 12:31 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved