FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-07-2005, 08:53 AM
Direbert
Guest
 
Posts: n/a
Default Synopsys VCS

Dear Group

Is there a good place that one can download Synopsys VCS Tutorial,
including examples of scripts?

Thank you so much

Dierbert

Reply With Quote
  #2 (permalink)  
Old 05-07-2005, 09:12 AM
Direbert
Guest
 
Posts: n/a
Default Re: Synopsys VCS

BTW...
Examples of scripts for Code-Coverage/Design-Coverage, to be specific.

Thanks

Direbert wrote:
> Dear Group
>
> Is there a good place that one can download Synopsys VCS Tutorial,
> including examples of scripts?
>
> Thank you so much
>
> Dierbert


Reply With Quote
  #3 (permalink)  
Old 05-10-2005, 09:13 AM
Srinivasan Venkataramanan
Guest
 
Posts: n/a
Default Re: Synopsys VCS

Hi,
Take a look at $VCS_HOME/doc/examples/vcm

There are 3 example IIRC. In a nut-shell, add the following to your regular
vcs invocation:

-cm line+cond+fsm+tgl+path

HTH
Sri

--
Srinivasan Venkataramanan
Co-Author: SystemVerilog Assertions Handbook, http://www.abv-sva.org
Co-Author: Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition.
http://www.noveldv.com
I own my words and not my employer, unless specifically mentioned
"Direbert" <[email protected]> wrote in message
news:[email protected] oups.com...
> BTW...
> Examples of scripts for Code-Coverage/Design-Coverage, to be specific.
>
> Thanks
>
> Direbert wrote:
> > Dear Group
> >
> > Is there a good place that one can download Synopsys VCS Tutorial,
> > including examples of scripts?
> >
> > Thank you so much
> >
> > Dierbert

>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Cadence recordvars with Synopsys VCS? Carl W. Verilog 2 09-21-2004 06:17 AM
How Synopsys could save $$ without offshoring Tom Joad Verilog 38 02-04-2004 08:36 PM
help link_library in synopsys cfk Verilog 1 08-11-2003 10:03 AM
Does Synopsys DC support UDP? Peng Yu Verilog 0 07-12-2003 02:01 AM
Re: Could somebody introduce me some books on verilog and Synopsys DC? Anil Dalwani Verilog 1 07-03-2003 06:26 AM


All times are GMT +1. The time now is 08:17 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved