FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-27-2010, 07:23 AM
Member
 
Join Date: Jul 2009
Posts: 44
Default A synchronous write sparse memory model, written in VPI

"...a sparse memory model to reduce memory consumption. The idea is that a memory of large address (18 bits) of 16 bits data word consumes, only that much that is written, to the memory model, during simulation..."

remarks are welcome
h---://bknpk.no-ip.biz/my_web/IP_STACK/sync_wr_VPI_memory.html
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] Re: Write-only memory [email protected] si-list 26 09-11-2009 03:50 AM
[SI-LIST] Re: Write-only memory Kevin G. Rhoads si-list 0 04-06-2009 06:35 PM
[SI-LIST] Re: Write-only memory Lee Ritchey si-list 1 04-06-2009 05:26 PM
FIFO : Synchronous WRITE, Asynchronous READ ? Pasacco FPGA 3 07-22-2007 02:29 PM
FIFO : Synchronous WRITE, Asynchronous READ ? Pasacco FPGA 11 06-08-2007 05:48 AM


All times are GMT +1. The time now is 11:55 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved