FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-03-2010, 09:00 AM
Member
 
Join Date: Jul 2009
Posts: 44
Default specman with a real DUT diploma project

The project requires knowledge in specman.
More details at: h---://bknpk.no-ip.biz/my_web/IP_STACK/verification_block_diagram.html
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Diploma Fakes Phony Transcripts 100% Replicas [email protected] DSP 0 01-09-2009 08:38 PM
PG Diploma in VLSI Design using FPGA- new batch strating from 4th Dec08 VLSI Training VHDL 1 10-22-2008 12:55 AM
Advanced Diploma in ASIC Design!!! ... Verilog 0 10-16-2007 02:34 PM
Comment and Advise:-What are the mistakes I'm doing in my project on Real time motion tracking Subha DSP 1 09-04-2006 03:20 PM
system c/specman e tutorials Pow VHDL 0 02-23-2005 10:43 AM


All times are GMT +1. The time now is 07:39 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved