FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-21-2010, 08:02 AM
Join Date: Jul 2009
Posts: 44
Default specman code using a VHDL DUT

VHDL, verilog, design, verification, scripts, ...

"The following pages describe how to compile, elaborate, simulate and debug a specman code using a VHDL DUT and test-bench code...."
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
urgently need matlab code and vhdl code for filter decimation guest_1044 DSP 0 06-21-2009 12:05 PM
system C versus VHDL|verilog|specman .... [email protected] Verilog 3 04-09-2009 10:59 PM
system C versus VHDL|verilog|specman .... [email protected] FPGA 0 04-09-2009 10:51 AM
system C versus VHDL|verilog|specman .... [email protected] VHDL 0 04-09-2009 10:50 AM
generating VHDL code from Matlab code for DSP - wavelet image compression EEngineer FPGA 8 02-13-2007 04:22 PM

All times are GMT +1. The time now is 03:35 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved