FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-30-2004, 08:57 AM
Steve Hamm
Guest
 
Posts: n/a
Default Specify Block

Hi

I want to know what delay does specify block represent i.e

specify
(a => out) = 2
endspecify

does it represent inertial delay or transport delay.

Please help me in solving this doubt

Regards
Steve
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Specify Block Steve Hamm Verilog 2 08-31-2004 12:51 PM
Multi dimensional arrays in an always block Lee Verilog 11 01-30-2004 03:30 PM
Sequential and Combinational Always block BlueDoze Verilog 9 01-27-2004 04:36 PM
Parallel if statement in clocked block Kiran Verilog 14 11-08-2003 01:05 AM
state machine interaction with a xilinx block ram alison Verilog 0 08-16-2003 03:04 AM


All times are GMT +1. The time now is 03:24 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved