FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-13-2005, 05:53 AM
mk
Guest
 
Posts: n/a
Default software suggestion needed

Hi everyone,
I am looking for a piece of software which would allow me verify my
pipelined implementation of an existing algorithm implemented in an
HDL. My original algorithm (& naive implementation in Verilog) uses
tens of multipliers. What I am doing is to use limited number of
multipliers, extra storage for intermediate variables and a sequential
state-machine which calculates one output every N cycles. The issue is
that implementation of this new implementation is quite tedious and
verification is also time-consuming. I am looking for a program which
can verify that the sequential implementation is correct in terms of
scheduled operations. I am even willing to implement it in a language
other than verilog and re-implement it in verilog when I get the
shceduling right (of course a translator from the language of the tool
to verilog would be very helpful here :-). Any suggestions ?

Thanks ahead.

Reply With Quote
  #2 (permalink)  
Old 11-16-2005, 10:32 AM
Jan Decaluwe
Guest
 
Posts: n/a
Default Re: software suggestion needed

mk wrote:
> Hi everyone,
> I am looking for a piece of software which would allow me verify my
> pipelined implementation of an existing algorithm implemented in an
> HDL. My original algorithm (& naive implementation in Verilog) uses
> tens of multipliers. What I am doing is to use limited number of
> multipliers, extra storage for intermediate variables and a sequential
> state-machine which calculates one output every N cycles. The issue is
> that implementation of this new implementation is quite tedious and
> verification is also time-consuming. I am looking for a program which
> can verify that the sequential implementation is correct in terms of
> scheduled operations. I am even willing to implement it in a language
> other than verilog and re-implement it in verilog when I get the
> shceduling right (of course a translator from the language of the tool
> to verilog would be very helpful here :-). Any suggestions ?
>
> Thanks ahead.


You may want to consider using Python. It's often used to develop
algorithms.

You could use unit testing (with the unittest module) to verify all
aspects of the algorithm.

With MyHDL (a package to use Python as a HDL) you could refine it
into a hardware design, and verify using the same unit tests.
See the link below.

A MyHDL model can be converted automatically to Verilog. (This
works only if certain coding constraints are met.)

Regards, Jan

--
Jan Decaluwe - Resources bvba - http://www.jandecaluwe.com
Losbergenlaan 16, B-3010 Leuven, Belgium
From Python to silicon:
http://myhdl.jandecaluwe.com
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Need suggestion abt FFs without RST for pipelined datapath. [email protected]l.com Verilog 5 03-03-2005 03:45 PM
NCVerilog Simulation help needed vikramts Verilog 2 09-23-2004 10:42 AM
If you needed a book on verilog? UJMi Verilog 7 06-07-2004 11:05 PM
bus analyzer(hardware + front-end software) versus bus checker(pure software) Cute Panda Verilog 2 08-26-2003 06:54 AM
bus analyzer(hardware + front-end software) versus bus checker(pure software) Cute Panda Verilog 0 08-25-2003 09:34 AM


All times are GMT +1. The time now is 02:41 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved