FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-21-2004, 12:28 PM
Posts: n/a
Default Simulation problem in CVER


1) Recently i tried to do functional simualtion of my code, which uses
some Altera primitives (Altdpram), in CVER. I found that the simulator is
doing a core dump. The same is happening with Xilinx BRAM primitive. I am
not sure if these primitives are the real problem. I would like to know if
anyone else have faced the same problem or similar problem (and a way to
solve it )
FYI: I am using CVER in Cygwin environment. I tried the same code in
almost all the recent versions of CVER.

2) I also tried to do timing simulation with the altera library and then
with Xilinx library(i used compiler directive to select the primitives
before synthesis). CVER is having some problem with SDF annotation
(probably i may be having some problem) I could not get them working. I
would like to know if anybody have done timing simulation with CVER. If
yes..what is the procedure. I followed the procedure given in Quartus


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
GPL Cver now supports Cygwin Steve Meyer Verilog 0 03-03-2004 05:04 PM

All times are GMT +1. The time now is 08:03 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved