FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-28-2009, 03:43 PM
Posts: n/a
Default SCV my first example with systemc verification

I would like to get comments on my first work on SCV.

1. The code is first written in the code style of the SCV examples. It
is a standalone program, which can be run. Results are printed for
visual inspection.
2. The make file is the same as in the SCV examples.

3. The project requirements are as follows:


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
SystemC and TLM [email protected] VHDL 0 05-17-2007 08:57 PM
System-level Verification vs Module-level verification Neeraj Verilog 2 12-18-2004 12:46 PM
systemC vs verilog/PLI for verification Dipu Verilog 4 09-17-2004 06:54 PM
object oriented verification using vera or systemc a2zasics Verilog 1 01-19-2004 10:06 PM
SystemC Fred H VHDL 1 01-08-2004 06:00 PM

All times are GMT +1. The time now is 06:35 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved