FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-09-2006, 07:17 AM
Guest
 
Posts: n/a
Default regarding Open core protocol(OCP)

Can anyone tell me if the OCP protocol supports multiple read command
request by the master before the read transaction for a specific burst
transaction is completed.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Open Verification Libiary Free Download Davy Verilog 3 02-09-2006 10:51 AM
Jove: The Open Verification Environment for Java Jon Nall Verilog 0 10-21-2005 03:07 AM
MAPLD 2004: Registration Open and Program Announced Richard B. Katz Verilog 0 06-03-2004 04:34 AM
Update: Open Source Arm model on Opencores Konrad Eisele Verilog 0 04-10-2004 08:02 PM
Program Announcement and Registration Open: 6th MAPLD Int'l Conference Richard B. Katz Verilog 0 06-27-2003 03:05 AM


All times are GMT +1. The time now is 04:10 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved