FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-21-2008, 08:54 AM
Andreas Ehliar
Guest
 
Posts: n/a
Default Re: reg is shown in waveform window of QuestaSim6.2b

On 2008-10-21, gck <[email protected]> wrote:
> When I compile using vlog and simulate using vsim.
> I have tried to add the signals to waveform using add waves *.
> I have found that only signal "in" and "clk" is visible and "out" is
> not visible.
> It not been shown in signal window also.


Is this a part of a larger design? In that case I would guess that
the optimizer have transformed this signal in such a way that it is not
possible to show it any longer.

If you compile the design with the +acc flag given to vlog you should be
able to see the signal again.

/Andreas
Reply With Quote
  #2 (permalink)  
Old 10-21-2008, 11:07 AM
gck
Guest
 
Posts: n/a
Default reg is shown in waveform window of QuestaSim6.2b

I wrote following program,

module pipe ( out, in, clk );
output out; reg out;
input in, clk;

always @(in)
@(posedge clk)
out <= repeat(2) @(posedge clk) in;

endmodule

I am using QuestSim 6.2b
When I compile using vlog and simulate using vsim.
I have tried to add the signals to waveform using add waves *.
I have found that only signal "in" and "clk" is visible and "out" is
not visible.
It not been shown in signal window also.

I tried same program on Modelsim 6.3c some other PC, its working fine
overthere.

Please Help me.

Thanks in advance

Reply With Quote
  #3 (permalink)  
Old 10-21-2008, 11:15 AM
HT-Lab
Guest
 
Posts: n/a
Default Re: reg is shown in waveform window of QuestaSim6.2b


"gck" <[email protected]> wrote in message
news:[email protected]...
>I wrote following program,
>
> module pipe ( out, in, clk );
> output out; reg out;
> input in, clk;
>
> always @(in)
> @(posedge clk)
> out <= repeat(2) @(posedge clk) in;
>
> endmodule
>
> I am using QuestSim 6.2b
> When I compile using vlog and simulate using vsim.
> I have tried to add the signals to waveform using add waves *.
> I have found that only signal "in" and "clk" is visible and "out" is
> not visible.
> It not been shown in signal window also.
>
> I tried same program on Modelsim 6.3c some other PC, its working fine
> overthere.
>
> Please Help me.
>
> Thanks in advance
>


What about updating your Questa to 6.3c or the latest 6.4a?

Hans
www.ht-lab.com


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Including simvision waveform in MS word document [email protected] Verilog 3 07-18-2007 11:59 PM
Periodic waveform creation? JeffC Verilog 2 05-16-2007 12:13 PM
waveform andrew browning Verilog 1 05-09-2007 09:19 AM
Cannot view waveform in virsim googler Verilog 1 10-30-2006 03:12 PM
Simvision waveform window, how do I get white background? Frank Verilog 5 08-19-2005 08:15 AM


All times are GMT +1. The time now is 12:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved