FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-24-2003, 09:56 PM
Richard Iachetta
Guest
 
Posts: n/a
Default Re: What's the difference between HDL Compiler(Presto Verilog) & HDL Compiler for Verilog?

In article <[email protected] >,
[email protected] says...
> Hi,
> I'm reading the Synopsys documentations. There are two documents.
> One is HDL Compiler for Verilog Reference Manual, the other is HDL
> Compiler (Presto Verilog) Reference Manual. Can somebody tell me
> what's the difference between them?
> Best wishes,
> Peng


Synopsys' old verilog reader / synthesizer is the HDL compiler. Presto
is their newer (more supported) verilog reader / synthesizer. The main
difference between the two is that they have different bugs.

--
Rich Iachetta
I do not speak for IBM
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 12:40 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved