FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   Verilog (http://www.fpgacentral.com/group/forumdisplay.php?f=12)
-   -   Re: What's the difference between HDL Compiler(Presto Verilog) & HDL Compiler for Verilog? (http://www.fpgacentral.com/group/showthread.php?t=43527)

Richard Iachetta 07-24-2003 09:56 PM

Re: What's the difference between HDL Compiler(Presto Verilog) & HDL Compiler for Verilog?
 
In article <[email protected] >,
[email protected] says...
> Hi,
> I'm reading the Synopsys documentations. There are two documents.
> One is HDL Compiler for Verilog Reference Manual, the other is HDL
> Compiler (Presto Verilog) Reference Manual. Can somebody tell me
> what's the difference between them?
> Best wishes,
> Peng


Synopsys' old verilog reader / synthesizer is the HDL compiler. Presto
is their newer (more supported) verilog reader / synthesizer. The main
difference between the two is that they have different bugs.

--
Rich Iachetta
I do not speak for IBM


All times are GMT +1. The time now is 03:55 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved