FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-24-2003, 07:41 AM
Marcin
Guest
 
Posts: n/a
Default Re: trouble with path delays

[email protected] (Dave Ardrey) wrote in message news:<[email protected] com>...
> I'm trying to set a path delay in my verilog module like so:
>
> (posedge CLK => Q[15])=(1.000, 1.000, 0.500, 1.000, 0.500, 1.000);
>
>
> However, when I try to simulate with VerilogXL I get the following
> error:
>
> Error! Outputs for edge-sensitive paths have to be
>
> associated with data source
> [Verilog-OESDS]
>
> "RA1SD.new", 544: (posedge CLK=>Q[15]) = 1, 1,
>
> 0.5, 1, 0.5, 1;
> 1 error
>



>
> I've seen a line exactly like the one I have in the VerilogXL
> reference guide. Any ideas what's going on here?
>
> Thanks!


Hello Dave,

You have to choose.
simple path...

(CLK => Q[15])=(1.000, 1.000, 0.500, 1.000, 0.500, 1.000);

or edge-sensitive path :
(posedge CLK => (Q[15] +: I))=(1.000, 1.000, 0.500, 1.000, 0.500, 1.000);
where I is your input.
VerilogXL expected the second one.

Marcin
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 08:44 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved