FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-26-2003, 05:27 AM
Ajeetha Kumari
Guest
 
Posts: n/a
Default Re: signalscan view(modelsim) - content of memory array

Hi Pradeep,
Within Modelsim you can view memory as waveform, it doesn't get
added by default with add wave -r * command, but instead if you
specify:

add wave /tb/dut/mem

it works. You could also browse through your Structure -> Signals ->
Add wave.

Let me know if that works.

Good Luck,
Ajeetha
http://www.noveldv.com

[email protected] (pradeep) wrote in message news:<[email protected] om>...
> hi,
>
> in my coding i have used memory declaration
>
> reg [3:0] myram[15:0],
>
> during simulation(ncsim, signalscan waveform) i am not able to add
> this memory to the waveform viewer,
>
> is there any other way to view the content of the memory
>
> and i also face the same problem with modelsim
>
> with regards
> G.Pradeep.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: signalscan view(modelsim) - content of memory array Avrum Verilog 0 07-25-2003 03:38 PM


All times are GMT +1. The time now is 03:44 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved