FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-25-2003, 03:38 PM
Avrum
Guest
 
Posts: n/a
Default Re: signalscan view(modelsim) - content of memory array

Most of the wave viewers I have worked with will not allow you to probe a
memory. The only way I have found to work around this is to put some "test"
structures in the code.

wire [3:0] myram_0, myram_1, myram_2,....;

assign myram_0 = myram[0];
assign myram_1 = myram[1];
....

then you can probe myram_0, myram_1, etc...

Obviously, this doesn't work for every location in an arbitrarily large
RAM - but for 16 elements, its not so bad. The definition and assignments to
myram_0, myram_1 are harmless to the rest of the simulation, and if you want
to be paranoid, you can wrap them in

`ifdef DEBUG_MYRAM
`endif

and define the variable only when you want to probe the RAM (add
+define+DEBUG_MYRAM) to the command line for you simulation), or you can put
them in translate_off/translate_on statements.

Avrum

"pradeep" <[email protected]> wrote in message
news:[email protected] m...
> hi,
>
> in my coding i have used memory declaration
>
> reg [3:0] myram[15:0],
>
> during simulation(ncsim, signalscan waveform) i am not able to add
> this memory to the waveform viewer,
>
> is there any other way to view the content of the memory
>
> and i also face the same problem with modelsim
>
> with regards
> G.Pradeep.



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 02:44 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved