FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-23-2003, 10:40 PM
Wolfgang Denk
Guest
 
Posts: n/a
Default Re: Q: regarding I2C protocols

[email protected] (y_p_w) writes:

>So the question I have for those who have really done this is -
>in the real world, could a master (or series of masters) issue
>a STOP command followed by a START command - all on the same
>SCL high period. The latest I2C spec doesn't explain whether
>or not this could happen.


Anything can happen. Please consider combinations of fast CPUs and
sudden power-loss or reset in _all_ phases of the protocol. Remember
for example the "I2C Edge Conditions" problem.


Wolfgang Denk

--
Software Engineering: Embedded and Realtime Systems, Embedded Linux
Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Web: www.denx.de
I have often regretted my speech, never my silence.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 09:00 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved