FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-24-2003, 04:01 AM
Rob Dekker
Guest
 
Posts: n/a
Default Re: free Verilog-A parser?

Hi Wando,

We (Verific) provide a Verilog-AMS parser, which is free in evaluation form
(a binary that reads AMS, and elaborates and writes out elaborated tree).

But you cannot do much with it unless you want to license the (C++) sources
and build your own EDA tool with it.

What do you want to do after you parse ?

Rob



"wanbo" <[email protected]> wrote in message
news:[email protected]
> Hi,
>
> Anybody knows if there is a free Verilog-A parser? I do check the faq, but
> there is only info about Verilog parser...
>
> Thanks,
> Bo
>
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 08:28 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved