FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-04-2007, 10:32 PM
Guest
 
Posts: n/a
Default Post Synthesis and Post Place/Rout Simulation


For: Aldec Riviera-PRO 2007.10 and Active_HDL 7.2.

Does anyone have an example simulation .do file for Post Synthesis and
Post Place/Rout Simulation.

Question is "How to correctly point to gate-level sim files"?

Thanks.
Reply With Quote
  #2 (permalink)  
Old 12-04-2007, 11:59 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Post Synthesis and Post Place/Rout Simulation

[email protected] wrote:

> Question is "How to correctly point to gate-level sim files"?


After the functional testbench sims ok (step 1)
compile the gate module over the rtl using the
same name, and sim again. If everything
lines up ok, expect the same answer,
but it will take longer.


-- Mike Treseler
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Test post [email protected] Verilog 4 07-19-2007 11:06 PM
post-PAR simulation problem thomasc Verilog 2 06-17-2005 08:38 PM
How to view internal signals in post synthesis simulation models (Xilinx ISE) thomasc Verilog 0 06-13-2005 03:18 AM
help! how to resolve mismatches between pre- and post-synthesis simulation owl Verilog 5 01-20-2005 08:59 PM
Post Simulation in ModelSim 5.4d Mehmood Verilog 1 10-17-2003 01:07 PM


All times are GMT +1. The time now is 11:56 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved