FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-17-2005, 07:17 AM
Junk0
Guest
 
Posts: n/a
Default "port not found in module definition" compile error

I'm getting a "port not found in module definition" error
message on verilog-XL compile ( [Verilog-PNFMD] ). The port
is clearly defined in the module reference and in the module
definition. What manual/online-manual would give me more
information into this error?

thanks,
steve
Reply With Quote
  #2 (permalink)  
Old 01-17-2005, 08:42 AM
mk
Guest
 
Posts: n/a
Default Re: "port not found in module definition" compile error

On Mon, 17 Jan 2005 01:17:57 -0600, Junk0 <[email protected]>
wrote:

>I'm getting a "port not found in module definition" error
>message on verilog-XL compile ( [Verilog-PNFMD] ). The port
>is clearly defined in the module reference and in the module
>definition. What manual/online-manual would give me more
>information into this error?


It's possible that you are instantiating a module with a port which
doesn't exist in the module itself. Sometimes RXD0 can be confused
with RXDO which can cause this problem.

Reply With Quote
  #3 (permalink)  
Old 01-17-2005, 04:36 PM
Junk0
Guest
 
Posts: n/a
Default Re: "port not found in module definition" compile error

mk wrote:
> On Mon, 17 Jan 2005 01:17:57 -0600, Junk0 <[email protected]>
> wrote:
>
>
>>I'm getting a "port not found in module definition" error
>>message on verilog-XL compile ( [Verilog-PNFMD] ). The port
>>is clearly defined in the module reference and in the module
>>definition. What manual/online-manual would give me more
>>information into this error?

>
>
> It's possible that you are instantiating a module with a port which
> doesn't exist in the module itself. Sometimes RXD0 can be confused
> with RXDO which can cause this problem.
>

OK, I checked spelling errors closely. The gate-level verilog code
was generated from insidde Cadence schematic capture tool. I replaced
the global power supply signal(vdd) on some logic gates with a local
supply signal(vdd_l) and that's when the compiler started giving the
"port not found..." error. Still loooking at it.

-steve
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
`include "module.v" Andy Peters Verilog 13 10-07-2004 08:26 PM
Why do we need "check" "call" "misc" in PLI? Lee Verilog 1 05-17-2004 03:42 PM
Can't find companion website for the "Ciletti" Verilog book. Teece Verilog 1 11-12-2003 05:55 PM
SystemVerilog: "logic" or "ulogic?" Cliff Cummings Verilog 1 09-20-2003 11:55 PM
mismateched "by order" port connection in Verilog Bin Li Verilog 2 09-14-2003 02:49 AM


All times are GMT +1. The time now is 02:11 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved