FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   Verilog (http://www.fpgacentral.com/group/forumdisplay.php?f=12)
-   -   "port not found in module definition" compile error (http://www.fpgacentral.com/group/showthread.php?t=44562)

Junk0 01-17-2005 07:17 AM

"port not found in module definition" compile error
 
I'm getting a "port not found in module definition" error
message on verilog-XL compile ( [Verilog-PNFMD] ). The port
is clearly defined in the module reference and in the module
definition. What manual/online-manual would give me more
information into this error?

thanks,
steve

mk 01-17-2005 08:42 AM

Re: "port not found in module definition" compile error
 
On Mon, 17 Jan 2005 01:17:57 -0600, Junk0 <[email protected]>
wrote:

>I'm getting a "port not found in module definition" error
>message on verilog-XL compile ( [Verilog-PNFMD] ). The port
>is clearly defined in the module reference and in the module
>definition. What manual/online-manual would give me more
>information into this error?


It's possible that you are instantiating a module with a port which
doesn't exist in the module itself. Sometimes RXD0 can be confused
with RXDO which can cause this problem.


Junk0 01-17-2005 04:36 PM

Re: "port not found in module definition" compile error
 
mk wrote:
> On Mon, 17 Jan 2005 01:17:57 -0600, Junk0 <[email protected]>
> wrote:
>
>
>>I'm getting a "port not found in module definition" error
>>message on verilog-XL compile ( [Verilog-PNFMD] ). The port
>>is clearly defined in the module reference and in the module
>>definition. What manual/online-manual would give me more
>>information into this error?

>
>
> It's possible that you are instantiating a module with a port which
> doesn't exist in the module itself. Sometimes RXD0 can be confused
> with RXDO which can cause this problem.
>

OK, I checked spelling errors closely. The gate-level verilog code
was generated from insidde Cadence schematic capture tool. I replaced
the global power supply signal(vdd) on some logic gates with a local
supply signal(vdd_l) and that's when the compiler started giving the
"port not found..." error. Still loooking at it.

-steve


All times are GMT +1. The time now is 12:50 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved