FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   Verilog (http://www.fpgacentral.com/group/forumdisplay.php?f=12)
-   -   Pointer in Verilog (http://www.fpgacentral.com/group/showthread.php?t=45449)

anand 05-10-2006 07:23 PM

Pointer in Verilog
 
This has been asked in an interview.
How does one declare and use a pointer variable in Verilog HDL?
Example would be helpful!


[email protected] 05-15-2006 08:47 AM

Re: Pointer in Verilog
 
I do not think this is ever possible with Verilog-2001, as it doesn't
have any pointer variable.

Joe
LogicSim - Your Personal Verilog Simulator
http://www.logicsim.com

anand wrote:
> This has been asked in an interview.
> How does one declare and use a pointer variable in Verilog HDL?
> Example would be helpful!



Jeremy Ralph 05-15-2006 07:31 PM

Re: Pointer in Verilog
 
Switch to VHDL and use an access type :)



All times are GMT +1. The time now is 06:43 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved