FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-25-2005, 04:26 PM
John T. Goodman
Guest
 
Posts: n/a
Default Overheads of 4-port over 2-port SRAM

Hi,
It's really technology and layout-style dependent inthe cell based
design. However, I am wondering if there are some rule-of-thumb rules
that can be adopted to quickly show the overheads (area, energy and
latency) if I would like to use 4-port ram instead of the 2-port one in
my system.

Any comments, or point to research papers will be highly appreciated.
Thanks a lot!

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
making output port to bi-directional port! Vick Verilog 0 12-16-2004 06:14 AM
Making output-port to bi-directional-port! Vick Verilog 5 12-15-2004 06:03 AM
port sizes dont match ? dolly Verilog 1 10-29-2004 10:21 PM
inout port in verilog Joy Chatterjee Verilog 2 06-16-2004 02:21 AM
port connection problem Rain Adelbert Verilog 3 04-02-2004 07:58 AM


All times are GMT +1. The time now is 12:22 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved