FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-16-2006, 02:22 PM
Jules
Guest
 
Posts: n/a
Default Newbie questions re timing analysis

Hi,

I'm new to verilog and hardware description languages in general, and
am wondering about a few things. It seems all the FAQs I can find (the
old FAQ for this group and the "Alternate" FAQ) are rather out of date,
so don't seem to cover what I want to do. I'm a hobbyist, and don't
have a huge amount of spare cash, so being able to do this with free
tools is essential.

My main concerns at the moment are about timing analysis. If I'm
working at register transfer level, how do I determine (for a given
target technology whose switching time parameters are well known) how
long it will take for an output to settle (and hence calculate the
fastest speed I can clock my circuit at)?

One of the tools I'm working with, Icarus Verilog, provides output in
EDIF format. What tools are available to take this and allow me to
view it in a schematic format? Again, free tools are preferred.

I have access to both Windows & Linux, so tools for either platform
will suffice.

Reply With Quote
  #2 (permalink)  
Old 10-16-2006, 02:44 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Newbie questions re timing analysis

Jules wrote:

> If I'm
> working at register transfer level, how do I determine (for a given
> target technology whose switching time parameters are well known) how
> long it will take for an output to settle (and hence calculate the
> fastest speed I can clock my circuit at)?


Run a full synthesis and check the static timing report.

> One of the tools I'm working with, Icarus Verilog, provides output in
> EDIF format. What tools are available to take this and allow me to
> view it in a schematic format?


Both ise and quartus have RTL viewers that
require only source code.

-- Mike Treseler
Reply With Quote
  #3 (permalink)  
Old 10-16-2006, 04:44 PM
Jules
Guest
 
Posts: n/a
Default Re: Newbie questions re timing analysis


Mike Treseler wrote:
> Both ise and quartus have RTL viewers that
> require only source code.
>
> -- Mike Treseler


Thanks. I hadn't realised that either of these were available in free
editions; I'm currently downloading the free version of quartus to have
a play with.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Timing analysis for latch-based design in Design Compiler. [email protected] Verilog 1 12-02-2005 04:06 AM
ANNOUNCE: X-Tek Releases X-Amin HDL Design/Analysis Suite X-Tek Corporation Verilog 0 06-01-2005 12:12 AM
Stating Timing Analysis - Timing-Critical Paths & False Paths Chloe Verilog 5 05-09-2005 07:13 PM
Newbie questions Triste Verilog 5 07-08-2004 07:05 AM
parameters for Routability estimation and analysis during RTL stages of the design. santhosh Verilog 1 08-21-2003 05:52 PM


All times are GMT +1. The time now is 09:49 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved