FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-30-2003, 10:39 PM
B. Joshua Rosen
Guest
 
Posts: n/a
Default New version of HDLmaker available

I've just released a new version of HDLmaker. I've added support for the
Xilinx 6.1 tools including project generation and I've added a comment
feature to the .pin files which allows you to add comments to ports.

Example,

In the .pin file
IB_STAT_RX_LINK_ELP type = out,comment = "End of Link Packet";

Generated Verilog
//-- End of Link Packet
output IB_STAT_RX_LINK_ELP;


HDLmaker generates hierarchical Verilog and VHDL as well as scripts and
constraint files for all of the better know simulators, synthesis tools
and FPGA tool sets.

You can get HDLmaker from,

http://www.polybus.com/hdlmaker/users_guide/

It's free with a BSD style license.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 01:23 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved