FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-16-2004, 08:04 PM
B. Joshua Rosen
Guest
 
Posts: n/a
Default New HDLmaker release

I've uploaded a new release of HDLmaker, revision 7.3.3. HDLmaker is an
open source Verilog hierarchy builder for building FPGAs (especially
Xilinx) and ASICs. It creates projects files and scripts for all of the
popular simulation and synthesis tools including XST, Synplify, Precision,
NCsim, VCS, ModelSim. VHDL support has be deprecated in HDLmaker. VHDL
components may be instantiated in Verilog designs but it is no longer
recommended that you use VHDL as the target language as many of the new
features are Verilog only.

http://www.polybus.com/hdlmaker/users_guide/index.htm


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
GPL Cver now supports Cygwin - PLI works with Cygwin release 1.55 and earlier pini Verilog 1 11-13-2004 04:11 PM
New release TBGenerator (added wave form) - www.hightech-td.com vladimir Verilog 0 03-06-2004 12:13 PM
New HDLmaker release available B. Joshua Rosen Verilog 0 01-08-2004 11:04 PM
Release of SPARK C-to-VHDL Parallelizing High Level Synthesis tool S Gupta Verilog 0 12-28-2003 07:04 PM
New version of HDLmaker available B. Joshua Rosen Verilog 0 09-30-2003 09:39 PM


All times are GMT +1. The time now is 04:27 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved