FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-12-2006, 11:04 AM
Davy
Guest
 
Posts: n/a
Default NC-Verilog hdl.var problem?

Hi all,

I am a NC-Verilog newbie and confused with NC-Verilog's file.

In cds.lib, map logical lib name to physical location
DEFINE ic_lib /lsi_lib

Why map again in hdl.var?
DEFINE WORK worklib
DEFINE LIB_MAP (myfile.v => mylib, ./cell_lib => techlib, + => worklib)

Does "myfile.v => mylib" means compile myfile.v to mylib?
And what's "+ => worklib" mean in LIB_MAP?

Best regards,
Davy

Reply With Quote
  #2 (permalink)  
Old 02-12-2006, 01:33 PM
Ajeetha
Guest
 
Posts: n/a
Default Re: NC-Verilog hdl.var problem?

>> In cds.lib, map logical lib name to physical location
>> Why map again in hdl.var?


hdl.var --> Defines HDL Variables such as:


WORK
Tool options (NCVHDLOPTS, NCELABOPTS, NCVLOGOPTS, NCSIMOPTS etc.)
Files to library maps



Read that from a VHDL perspective - one can have several libraries and
have different design units compiled to different libraries. For that
you need a mechanism to associate which files go to which library.

>> DEFINE WORK worklib



This specifies a default WORK for you. Again little VHDL centric - VHDL
needs a WORK to compile any thing. One can override this with command
line -work option. Note that the "worklib" above is a LOGICAL name and
that must be defined by a cds.lib to a physical directory.

>> DEFINE LIB_MAP (myfile.v => mylib, ./cell_lib => techlib, + => worklib)


>> Does "myfile.v => mylib" means compile myfile.v to mylib?



Slowly becoming a NC expert you are :-)

>> And what's "+ => worklib" mean in LIB_MAP?



Any other file goes there - i..e like "*" in regular expressions,
default in a Verilog case statement etc.

HTH
Ajeetha, CVC
www.noveldv.com

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[Verilog] function problem? Davy Verilog 1 07-04-2005 03:18 PM
verilog problem morteza Verilog 2 04-29-2005 10:49 PM
Verilog Simulation problem Denis Gleeson Verilog 2 10-23-2004 02:52 PM
verilog problem Debbie Unger Verilog 0 08-27-2004 10:31 AM
Verilog Assertion Problem New to Verilog Verilog 1 06-27-2003 10:42 AM


All times are GMT +1. The time now is 04:15 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved