FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-28-2006, 03:34 AM
Robert Au
Guest
 
Posts: n/a
Default Named event module ports?

I am trying to use named event to emulate the request and
acknowledgement.
I think I can detect the event by hierarchical naming convention in
module connection trees.
However, I think by doing so, the testbench code is not quite scalable
since I cannot see the event from the module top.

I would like to ask can I have named event port in module definition?

Thanks

Reply With Quote
  #2 (permalink)  
Old 06-29-2006, 01:10 AM
Guest
 
Posts: n/a
Default Re: Named event module ports?


Robert Au wrote:
>
> I would like to ask can I have named event port in module definition?


Not in Verilog. I believe it can be done in SystemVerilog.

Reply With Quote
  #3 (permalink)  
Old 06-29-2006, 04:18 AM
Robert Au
Guest
 
Posts: n/a
Default Re: Named event module ports?


[email protected] 寫道:

> Robert Au wrote:
> >
> > I would like to ask can I have named event port in module definition?

>
> Not in Verilog. I believe it can be done in SystemVerilog.


I read through the SV spec, but couldn't find something similar.
However, I would say, in SV we can use mailbox or semaphore to perform
similar task.

Reply With Quote
  #4 (permalink)  
Old 06-29-2006, 04:17 PM
Guest
 
Posts: n/a
Default Re: Named event module ports?


Robert Au wrote:
> [email protected] 寫道:
>
> > Not in Verilog. I believe it can be done in SystemVerilog.

>
> I read through the SV spec, but couldn't find something similar.
> However, I would say, in SV we can use mailbox or semaphore to perform
> similar task.


It may not say it explicitly, but it does say that variables of all
types can be passed through ports. Also, the operation of an assignment
of one named event to another is defined, as is the behavior of a
continuous assignment of a variable to a variable. That provides a
definition of what it means to pass a named event through a port.

Reply With Quote
  #5 (permalink)  
Old 07-02-2006, 06:56 PM
Ajeetha
Guest
 
Posts: n/a
Default Re: Named event module ports?

As Steve said, in SystemVerilog you can pass events as module ports.
But hold on - do you want simple events or some "status/data"
associated with that event (not always perhaps, but some times?) - this
is where VMM Notification (See: www.vmm-sv.org) fits the bill perfectly
for TBs. If you use VCS, I suggest you look at it right away, even
otherwise I'm sure other vendors promote methodologies quite similar,
so talk to them.

HTH
Ajeetha, CVC
www.noveldv.com

Robert Au wrote:
> I am trying to use named event to emulate the request and
> acknowledgement.
> I think I can detect the event by hierarchical naming convention in
> module connection trees.
> However, I think by doing so, the testbench code is not quite scalable
> since I cannot see the event from the module top.
>
> I would like to ask can I have named event port in module definition?
>
> Thanks


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
need help with event expression evaluation and posedge Mike Verilog 5 01-24-2006 04:39 AM
Bit-select in named port connection Holger Schmidt Verilog 6 11-26-2005 12:13 AM
using array ports in SV Chris Briggs Verilog 1 11-11-2005 02:35 AM
How to define reg ports? Chris Carlen Verilog 9 03-01-2004 08:17 PM
inout ports? CupOfWater Verilog 2 10-10-2003 10:32 AM


All times are GMT +1. The time now is 06:38 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved