FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-11-2005, 09:23 AM
Posts: n/a
Default multiple call to system task vs single call and call back

I have in two clks in my verilog code.
clk1 period = 20 ns
clk2 period = 1000 ns
Now if i want get a signal value using pli routines during every event
on clk1, i can do that by
1. writing a system task which is called on in every event on clk1
2. writing a system task which is called only on event in clk2 and
registering a call back when there is a event on clk1.

which on is better and why??
thanks in advance.

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Call for FPGAworld 2005 David Kallberg Verilog 0 03-11-2005 09:45 AM
Call for technical papers Sheila Carey Verilog 0 01-12-2005 05:38 PM
Making a System Call After Simulation Scott Brady Drummonds Verilog 2 10-13-2003 06:22 PM
call for papers INFO Verilog 0 08-20-2003 08:24 PM
ISQED04, CALL FOR PAPERS INFO Verilog 0 08-01-2003 01:53 AM

All times are GMT +1. The time now is 04:25 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved