FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   Verilog (http://www.fpgacentral.com/group/forumdisplay.php?f=12)
-   -   multiple call to system task vs single call and call back (http://www.fpgacentral.com/group/showthread.php?t=45107)

kk 11-11-2005 09:23 AM

multiple call to system task vs single call and call back
 
I have in two clks in my verilog code.
clk1 period = 20 ns
clk2 period = 1000 ns
Now if i want get a signal value using pli routines during every event
on clk1, i can do that by
1. writing a system task which is called on in every event on clk1
2. writing a system task which is called only on event in clk2 and
registering a call back when there is a event on clk1.

which on is better and why??
thanks in advance.



All times are GMT +1. The time now is 10:16 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved