FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-04-2004, 07:29 PM
Schmigz
Guest
 
Posts: n/a
Default monitor variables without displaying them

Is there a way to use monitor and not display every single variable
being monitored?

For example:

$monitor("mux_out actual = %x. expected = %x \n", mux_out, out, sel,
a_term, b_term);

I do not want sel, a_term or b_term to display but still need them so
when they change, the string is still displayed.

I searched every where and have not found a method yet. It is not
something vital obviously but more of a can it be done question.

Thanks,
Joe
Reply With Quote
  #2 (permalink)  
Old 12-05-2004, 12:01 AM
Steven Sharp
Guest
 
Posts: n/a
Default Re: monitor variables without displaying them

[email protected] (Schmigz) wrote in message news:<[email protected] com>...
> Is there a way to use monitor and not display every single variable
> being monitored?
>
> For example:
>
> $monitor("mux_out actual = %x. expected = %x \n", mux_out, out, sel,
> a_term, b_term);
>
> I do not want sel, a_term or b_term to display but still need them so
> when they change, the string is still displayed.
>
> I searched every where and have not found a method yet. It is not
> something vital obviously but more of a can it be done question.


I don't think so. After all, what would be the point of displaying
again when none of the values being displayed have changed since the
last time? If you really want this functionality, you can build it
yourself with something like

always @(mux_out, out, sel, a_term, b_term)
$strobe("mux_out actual = %x, expected = %x", mux_out, out);

$strobe is used here instead of $display so that the display
happens at the end of the time slice, as with $monitor. If that
wasn't a concern, you could just use $display instead.
Reply With Quote
  #3 (permalink)  
Old 12-05-2004, 07:37 AM
Alexander Gnusin
Guest
 
Posts: n/a
Default Re: monitor variables without displaying them

[email protected] (Schmigz) wrote in message news:<[email protected] com>...
> Is there a way to use monitor and not display every single variable
> being monitored?
>
> For example:
>
> $monitor("mux_out actual = %x. expected = %x \n", mux_out, out, sel,
> a_term, b_term);
>
> I do not want sel, a_term or b_term to display but still need them so
> when they change, the string is still displayed.
>
> I searched every where and have not found a method yet. It is not
> something vital obviously but more of a can it be done question.
>
> Thanks,
> Joe


You may use $display within "always" block:

always @(mux_out or out or sel or a_term or b_term)
$display("mux_out actual = %x. expected = %x \n", mux_out, out);

Regards,
Alexander Gnusin
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
displaying signed values Srinivas Verilog 5 11-15-2004 05:25 AM
Bits access of variables Anton Ng Verilog 0 05-08-2004 08:50 AM
Value of variables Johnsy Joseph Verilog 6 03-03-2004 11:26 PM
Indexing a vector using variables? Brendan Lynskey Verilog 3 12-19-2003 02:33 AM
Free AMBA AHB monitor download Bernard Deadman Verilog 0 09-17-2003 06:45 AM


All times are GMT +1. The time now is 01:47 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved