FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-03-2003, 12:53 AM
(¯`·...ø¤°`°¤TEL4 ¤°`°¤....·´¯)[email protected], [email protected], [email protected]
Guest
 
Posts: n/a
Default MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B, MODELSIM_SE_PLUS_V5.7F,NATIONAL_INSTRUMENTS_DIGITA L_WAVEFORM_EDITOR_V1.0,CST_DESIGN_STUDIO_V2.3, SYNOPSYS_FPGA_COMPILER_II_V3.8,SYNOPSYS_STAR-HSPICE_V2003.09, XILINX_CHIPSCOPE_PRO_V6.2i,XILINX_SYSTEM_GENERATO

MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B, MODELSIM_SE_PLUS_V5.7F,
NATIONAL_INSTRUMENTS_DIGITAL_WAVEFORM_EDITOR_V1.0,
CST_DESIGN_STUDIO_V2.3, SYNOPSYS_FPGA_COMPILER_II_V3.8,
SYNOPSYS_STAR-HSPICE_V2003.09, XILINX_CHIPSCOPE_PRO_V6.2i,
XILINX_SYSTEM_GENERATOR_V3.1, - new !

CST_DESIGN_STUDIO_V2.3, CST_EM_STUDIO_V1.3

MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B

MODELSIM_SE_PLUS_V5.7F

NATIONAL_INSTRUMENTS_DIGITAL_WAVEFORM_EDITOR_V1.0

SYNOPSYS_FPGA_COMPILER_II_V3.8
SYNOPSYS_FPGA_COMPILER_II_V3.8_SOLARIS
SYNOPSYS_STAR-HSPICE_V2003.09_LINUX
SYNOPSYS_STAR-HSPICE_V2003.09

XILINX_CHIPSCOPE_PRO_V6.2i
XILINX_SYSTEM_GENERATOR_V3.1

for more info please send email

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 06:26 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved