FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-15-2007, 01:09 PM
Posts: n/a
Default memory profiling in modelsim

if i run any test case for an rtl code with test environment, it will
take cpu memory interms giga bits . but memory profiling data reports
will be in mega bits.(memory profiling),help me why so much diffrence

Message posted using http://www.talkaboutprogramming.com/....lang.verilog/
More information at http://www.talkaboutprogramming.com/faq.html

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Memory profiling for co-simulation [email protected] Verilog 1 08-25-2004 08:01 PM
Re: signalscan view(modelsim) - content of memory array Ajeetha Kumari Verilog 0 07-26-2003 06:27 AM
Re: signalscan view(modelsim) - content of memory array Avrum Verilog 0 07-25-2003 04:38 PM
memory Mandilas Antony Verilog 3 07-03-2003 05:07 PM

All times are GMT +1. The time now is 03:14 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved