FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-16-2004, 06:14 AM
Vick
Guest
 
Posts: n/a
Default making output port to bi-directional port!

Sharp, thanx for the wonderful explaination related to bi-directional
ports declaration. I was trying the exact same thing where I stored
the 32-bit value in an intermediate register within always @(..) block
and used using a continuous assignment statement outside the always
block. And it works fine!

However, the other solution using the Conditional assignment statment
instead of the always @(..) block doesnt work.. Let me try that again
and see where the error is....

Get back to you soon,
Thanx alot again
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Making output-port to bi-directional-port! Vick Verilog 5 12-15-2004 06:03 AM
port sizes dont match ? dolly Verilog 1 10-29-2004 10:21 PM
please tell me why this inout port assignment isnt working!!! mw3382 Verilog 3 09-29-2004 05:29 PM
inout port in verilog Joy Chatterjee Verilog 2 06-16-2004 02:21 AM
port connection problem Rain Adelbert Verilog 3 04-02-2004 07:58 AM


All times are GMT +1. The time now is 04:52 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved