FPGA Groups

FPGA Groups (http://www.fpgacentral.com/group/index.php)
-   Verilog (http://www.fpgacentral.com/group/forumdisplay.php?f=12)
-   -   making output port to bi-directional port! (http://www.fpgacentral.com/group/showthread.php?t=44520)

Vick 12-16-2004 06:14 AM

making output port to bi-directional port!
 
Sharp, thanx for the wonderful explaination related to bi-directional
ports declaration. I was trying the exact same thing where I stored
the 32-bit value in an intermediate register within always @(..) block
and used using a continuous assignment statement outside the always
block. And it works fine!

However, the other solution using the Conditional assignment statment
instead of the always @(..) block doesnt work.. Let me try that again
and see where the error is....

Get back to you soon,
Thanx alot again


All times are GMT +1. The time now is 01:12 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved